

Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation

Introduction

Motivation

- Increasing design complexities
- HW/SW co-design with multi-dimensional evaluation metrics
- Rapid evaluation methods are desired

Traditional simulation models

- Instruction Set Simulator (ISS)
- RTL/Gate level
- > Too slow or too inaccurate

Modeling at higher abstraction levels

- Fast and accurate
- Host-compiled simulation



Challenges & Solutions • Annotation granularity? Block (BB) granularity • Compiler optimizations?

Experimental Results

Accuracy Results

- Auto., office, network, security and telecomm. applications with small and large dataset [MiBench]
- Dual- (z6-like) and single-issue (z4-like) e200 PowerPC
- 16KB 4-way associative caches
- Static branch prediction, in-order pipeline
- 500 MHz operating frequency
- Compare against cycle-accurate reference ISS+McPAT+HotSpot > >90% accuracy for timing, energy, reliability and power estimation
- > An Average of 0.05K exists in steady-state thermal estimation





SHA Source level



Thermal (PEPT)



SHA Reference











Zhuoran Zhao, Lizy Kurian John and Andreas Gerstlauer

Electrical and Computer Engineering, The University of Texas at Austin

Source-level PERPT Modeling

Modeling above ISS level

- Compile and execute application natively
- Annotate application with target timing, energy and reliability metrics
- Online Architectural Vulnerability Factor (AVF) analysis
- Generating power traces for thermal estimation

Fast and accurate source-level simulation to complement ISS



- Annotate at IR level
- Consider front-end optimization
- IR to C conversion for host execution
- Basic block timing, energy and reliability characterization
- Running back-to-back with power and thermal model Retargetable back annotator for PERPT simulation





Retargetable Back Annotator

Retargetable PERPT Back-Annotation Flow

Timing, Energy & Reliability

Binary-to-IR Mapping

- Backend optimizations
- Instruction scheduling
- > Control flow mismatches
- Graph matching heuristic
- > Synchronized depth-first traversal

Basic Block Characterization

- Metrics depend on system state before BB entry
- Real execution approximated
- Pairwise characterization with uADL ISS and McPAT
- Inter-block stall or overlap is reflected in characterized block
- Collect time stamps of accesses to micro-arch. structures for AVF modeling

Back-annotation into IR

- Target metrics back-annotation
- Annotate timing, energy and reliability metrics
- Perform AVF estimation by online producer-consumer analysis
- Insert a lightweight cache model to capture memory related metrics
- Generate power traces to drive thermal estimator (HotSpot, DTTEM)
- Path dependent metrics Capture static branch predictors
- Source-level PERPT simulation model



- Memory trace reconstruction
 - Global and stack variables
 - Rely on debug information and IR analysis
 - Simulate stack pointer online